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SPATIO-TEMPORAL DATA PLANE DESIGN
FOR SOFTWARE DEFINED CELLULAR NETWORKS (SDcN)
SUMMARY
The tremendous increase on mobile data traffic has stressed conventional cellular
networks recently. Network management has also become difficult because of
enormous traffic demand. At this point, a flexible and dynamic control mechanism
is needed that diminishes the complexity in physical topology. SDcN, is one of
the novel next generation approaches that makes it easier to orchestrate physical
devices in Data Plane with its centralized control fashion. SDcN paradigm provides
a simple management strategy for network equipments in physical topology by
moving their control logic to Control Plane. These equipments in physical topology
release their complex decision heuristics to the Controller, so they become simple,
dummy equipments. However; on one hand, SDcN provides scalability and flexibility
on network management with dummy OpenFlow (OF) switches and its nature of
centralized authority; on the other hand, these properties cause spatial and temporal
complexity in the Data Plane that should not be regarded according to Quality of
Service (QoS) of a flow. Spatial complexity, described in this thesis as Memory Usage
and/or HardwareCost in an OF switch, should be minimized by removing redundancy
in OF switch flow table pipeline. Temporal complexity, defined in this thesis as
Flow Forwarding Delay, should also be reduced by lowering number of comparison
in flow table pipeline to enhance QoS of a flow.
There are many studies in the literature that try to minimize spatial-temporal
complexity in OF switch architecture and also to enhance QoS of a flow. However;
most of these works violate dummy characteristic of OF switches because of the fact
that they implement some wiser decision mechanism such as hashing, caching and
search heuristics within the switch architecture.
Any mechanism offered to lower spatial-temporal complexity of OF switch
architecture should not violate dummy characteristic of these devices. Otherwise,
management of physical devices by a central controller becomes slower, more difficult
and complicated. Therefore, we propose a novel OF switch architecture to lower
spatial-temporal complexity by using Multi-stage Switch model in flow table pipeline.
The proposed model is able to forward a flow by less header matching with its
architectural model. The proposed model also protects dummy characteristic with
a little alteration in OF protocol header fields. In order to define the next table
in the pipeline of proposed Multi-stage model, an additional field called next table
identifier is integrated with existing OF protocol header entries. Flow forwarding in
each pipeline of Multi-stage model is performed according to this next table identifier.
Moreover, the advantages of NoC paradigm are also applied to OF forwarding
mechanism with such a Multi-stage switch model by assigning a microcontroller to
each flow table in each of pipeline stages. Consequently, thanks to multiple pipeline
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stages that can serve flows concurrently, the number of flows served per unit time is
increased and the QoS of each flow is enhanced.
For the performance investigation of proposed model we consider Queuing Theory in
the light of a spatial complexity parameter (C) and a temporal complexity parameter
(T ) defined in this work. Total memory usage in a flow table pipeline is measured
with spatial complexity parameter and flow forwarding delay is meausered in terms
of temporal complexity parameter. These parameters are considered during the
performance comparison between conventional OF switch architecture and proposed
MsOF switch architecture with CON and MsOF indexes respectively. According to
performance evaluation results, MsOF switch architecture is less spatial complex than
conventional one as the number of input ports in an OF switch (N) increases that
corresponds denser topologies. MsOF gains much more memory space by deploying
more tables with lower memory sizes, total of (n · k). Moreover, MsOF switch model
has less temporal complexity compared to conventional OF switch model, especially
in urban areas. With such a Multi-stage deployment for flow tables, proposed MsOF
architecture provides approximately 7 times less f low f orwarding delay, TMsOF <
7×TCON , compared with a conventional OF Switch by virtue of processing flows at
different stages of pipeline simultaneously.
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YAZILIM TABANLI HÜCRESEL AG˘LAR (YThA) I˙ÇI˙N
UZAYSAL-ZAMANSAL VERI˙ KATMANI TASARIMI
ÖZET
Son yıllarda hızla artan IP trafik yog˘unlug˘u ag˘ yönetimini zorlas¸tırmaktadır.
CISCO’nun Görsel Haberles¸me Ag˘ı Göstergesi’ne (Visual Networking Index) göre,
dünya çapında toplam IP trafig˘i geçtig˘imiz bes¸ yılda bes¸ kattan fazla artıs¸ göstermis¸tir,
ve önümüzdeki bes¸ yılda bu deg˘erin üç katına çıkacag˘ı öngörülmektedir. Günümüzde
var olan trafik kontrol mekanizmaları, as¸ırı artan trafik yog˘unlug˘u kars¸ısında esnek
olmadıg˘ı için yeterli kaynak verimlilig˘i sag˘layamaz ve trafik yog˘unlug˘unun neden
oldug˘u ciddi servis kalitesi düs¸üklüklüklerini engellemede yetersiz kalır. Sonuç
olarak, geleneksel ag˘ kontrol mekanizmaları, hızla gelis¸en mobil teknolojiler ve buna
bag˘lı olarak artan veri trafig˘i kars¸ısında kullanıcı gereksinimlerini kars¸ılayamaz hale
gelmis¸tir.
IP trafik yog˘unlug˘unun günümüzde gelmis¸ oldug˘u bu noktada, trafik artıs¸ına kars¸ı
esnek olabilen ve fiziksel topolojinin karmas¸ıklıg˘ını ortadan kaldırarak ag˘ı kolayca
yönetebilen dinamik bir mekanizmaya ihtiyaç duyulmaktadır. Bu problemi çözebilmek
için fiziksel ag˘ topolojisinin karmas¸ık yapısını azaltan ve merkezi bir yaklas¸ım
ile tüm topoloji üzerinde hakimiyet sag˘layarak ag˘ı tek bir noktadan dinamik bir
s¸ekilde yönetebilen yeni nesil YThA teknolojisi gelis¸tirilmis¸tir. Bu teknoloji ile
anahtarların mantıksal kısmı kontrol katmanına tas¸ınarak, bu cihazlar veri katmanında
akılsız hale getirilip yönetimi kolaylas¸tırılmıs¸tır. Veri katmanında yer alan fiziksel
cihazlar ile kontrol katmanında yer alan ve bu cihazların yönetiminden sorumlu
olan Kontrolör, YThA teknolojisi için tanımlanan OpenFlow protokolünü kullanarak
haberles¸mektedir. Böylece, YThA ve bu yapının kullandıg˘ı OpenFlow protokolü
sayesinde, her fiziksel anahtarın birer birer konfigüre ve kontrol edilmesi yerine,
fiziksel cihazların ag˘ kontrol birimi olan Kontrolör tarafından yönetimi kolayca
sag˘lanmıs¸tır. Ancak, YThA mekanizmasının ag˘ yönetiminde sag˘ladıg˘ı esneklik ve
fonksiyonellig˘in yanında, OpenFlow anahtar yapısından kaynaklı olarak akıs¸ servis
kalitesini kötü yönde etkileyen ve göz ardı edilmemesi gereken ek bir yönlendirme
gecikmesi olus¸maktadır. Bu gecikmenin temel nedeni, bir akıs¸ yönlendirilirken
OpenFlow anahtar yapısındaki akıs¸ tablosu is¸ hattında, birçok bitlik alanın birden fazla
tabloda kars¸ılas¸tırma ve es¸les¸tirme gerektirmesidir. Geleneksel OF anahtarına giris¸
portları aracılıg˘ıyla iletilen bir akıs¸, akıs¸ tablosu is¸ hattında yer alan tablolarda ilgili
es¸les¸melerden geçtikten ve bas¸lık alanlarındaki bilgiler düzenlendikten sonra çıkıs¸
portları üzerinden tekrar ag˘a gönderilir. Akıs¸ın anahtar içerisinde geçirdig˘i süreçte,
bas¸lık alanları üzerinde herhangi bir deg˘is¸iklik gerektirmeyen bazı es¸les¸tirmeler de söz
konusu olabilmektedir. Ayrıca, ag˘daki anahtara iletilen akıs¸ların is¸ hattındaki ilerleyis¸i
seri olarak devam etmektedir. Dig˘er bir deyis¸le, akıs¸ tablosu is¸ hattının tasarımından
dolayı, is¸ hattında farklı akıs¸lara paralel olarak hizmet verilememektedir. Geneksel
OF anahtarında yer alan tüm bu mimari kısıtlar ve akıs¸ tablosu is¸ hattındaki tasarımsal
eksiklikler, akıs¸ın yönlendirilmesi sırasında ilave gecikmeye neden oldug˘u gibi bellek
kullanımı ve donanım maliyeti açısından da fazladan masrafa neden olmaktadır.
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YThA teknolojisinde, anahtar mimarisinden kaynaklanan iki önemli dezavantaj
belleksel karmas¸ıklık ve zamansal karmas¸ıklık olarak sıralanabilir. Bu tez
çalıs¸masında, belleksel karmas¸ıklık mimaride yer alan donanım maliyeti ya da bellek
maliyeti olarak tanımlanırken, zamansal karmas¸ıklık ise akıs¸ yönlendirmesi sırasında
ortaya çıkan gecikmeyi is¸aret etmektedir. YThA teknolojisinin veri katmanında,
anahtar yapısından kaynaklı belleksel ve zamansal karmas¸ıklıg˘ı azaltmak üzere,
OpenFlow akıs¸ yönlendirme mekanizması ile ilgili literatürde birçok çalıs¸ma yer
almaktadır. Bunların bas¸lıcaları anahtar üzerindeki arama için Hash yönteminden
yararlanma, arama verilerini önbelleg˘e alma, akıs¸ es¸les¸mesi aranırken mükemmel
hash yöntemi kullanma olarak sıralanabilir. Ancak, bu ve benzeri arama yöntemleri
kullanan ve bir karar mekanizmasına dayalı olarak ön bellekleme yapan çalıs¸malar,
OpenFlow anahtarlarının çalıs¸ma yapısındaki akılsızlık özellig˘ini bozmaktadır.
Halbuki akılsız anahtarların Kontrolör tarafından yönetimi daha kolay oldug˘u gibi,
bu cihazların akıs¸ yönlendirmesi daha hızlıdır. Belirtilen problemlerin çözümü için
sunulacak yöntem, hem OpenFlow anahtarının akılsızlıg˘ını bozmayan hem de akıs¸
yönlendirilmesinde daha az es¸les¸tirme yaparak akıs¸ın servis kalitesini iyi yönde
etkileyen ve gecikmeyi azaltan yapıda olmalıdır.
Ag˘da performans iyiles¸tirmesi sag˘larken OpenFlow anahtarının akılsızlık özellig˘ini
bozmadan çalıs¸ababilecek bir yapı tasarlamak adına, bu tez çalıs¸masında, is¸
hattında yer alan tablolar çok katmanlı bir is¸ hattı mimarisi olus¸turacak s¸ekilde
konumlandırılmıs¸tır. Çok katmanlı anahtar mimarisi kullanarak, enine bag˘lantılı
(crossbar) geleneksel mimariye göre, belleksel karmas¸ıklık azaltılmıs¸ ve anahtar
yapısının donanımsal maliyeti düs¸ürülmüs¸tür. Önerilen mimaride is¸ hattında
kullanılan çok katmanlı yapı 3 katmandan olus¸maktadır. Önerilen yapıda geleneksel
OpenFlow anahtarının akıs¸ tablo dizilimindeki is¸ hattı yapısı deg˘is¸tirilerek bir
tablodan gidilebilecek tablo sayısı ikiye çıkartılmıs¸tır. Anahtar mimarisinde yapılan
bu deg˘is¸ikleri OpenFlow protokolü ile uyumlu hale getirmek adına, akıs¸ların
bas¸lık yapısında gerçekles¸tirilen ufak bir deg˘is¸iklik ile is¸ hattındaki tablolar arası
yönlendirmeyi sag˘layan bir bitlik bir sonraki tablo belirteci eklenmis¸tir. Böylece, is¸
hattında gidilecek bir sonraki tablo, protokol ile belirlenirken, OpenFlow anahtarının
akılsızlık özellig˘i korunmus¸tur. Ayrıca, çok katmanlı OpenFlow is¸ hattındaki tablolara
birer mikrois¸lemci atanarak Yonga Üstü I˙letis¸im Ag˘ı (Network On Chip-NOC)
mekanizmasının sag˘ladıg˘ı avantajlar OpenFlow anahtarına uygulanmıs¸tır. NOC’ta,
kullanılabilen birçok ortak yol (multi-bus) ve bu yollar üzerinde rezerve edilebilecek
birçok mikrois¸lemci bulundug˘u için anahtar içerisinde birim zamanda birden fazla
akıs¸a paralel olarak hizmet verilebilir. Geleneksel is¸ hattı yapısında bulunmayan bu
özellik ile paralel akıs¸ is¸leme süreci elde edilmis¸tir. Bu sayede, akıs¸lar arasındaki
kaynak yarıs¸ını en aza indiren NOC tasarımı, akıs¸ın yönlendirme gecikmesini azaltarak
servis kalitesinin arttırımında büyük ölçüde katkı sag˘lar.
Sonuç olarak bu tez çalıs¸masında, çok katmanlı mimari modeli için üç katmandan
olus¸an ag˘ mimarisi kullanılarak, anahtar içerisindeki akıs¸ tablosu is¸ hattı yapısı ve
bu is¸ hattındaki tablo bag˘lantıları yeniden düzenlenmis¸tir. Ayrıca, anahtar mimarisi
için Yonga Üstü I˙letis¸im Ag˘ı yapısına benzer bir mimari olus¸turmak ve bu mimarinin
avantajlarından yararlanmak adına, her bir akıs¸ tablosuna, geleneksel yapıdaki
tek bir mikrois¸lemci yerine, birim zamanda sadece bir komut gerçekles¸tirebilecek
kapasitede birer mikrois¸lemci yerles¸tirilmis¸tir. Böylece, OpenFlow anahtarındaki
bir is¸ hattı yapısı paralel çalıs¸abilen birçok is¸ hattı yapısına dönüs¸türülmüs¸tür.
Ayrıca, anahtarların akılsızlık özellig˘inin korunması adına, akıs¸ın çok katmanlı
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ag˘ mimarisindeki hareketi, ilgili akıs¸ tablo satırına bir sonraki tabloyu belirten
bir bitlik belirteç eklenmesi ile gerçeklenmis¸tir. Geleneksel anahtar yapısının ve
önerilen anahtar yapısının performans incelemesi ve kars¸ılas¸tırması için anahtar
içerisindeki is¸ hattı mimarisini modellerken kuyruklama teoreminde yararlanmıs¸tır.
Her iki mimaride yer alan is¸ hattı bölümü kuyruk ve sunucudan olus¸an bir yapı
ile modellenmis¸tir. Kullanılan modelde, her bir tablo, akıs¸a hizmet veren ve
es¸les¸tirme is¸lemini gerçekles¸tiren bir sunucu olarak düs¸ünülmüs¸tür. Geleneksel
yapıda ve önerilen yapıda kullanılan is¸ hattı tasarımına göre modelin uygun
bölümlerine kuyruk eklenmis¸tir ve belirli bir varıs¸ oranında anahtara gelen akıs¸lar
bu kuyruklarda bekletilmis¸tir. Kuyruklama teoremi kullanılarak olus¸turulan modelde,
belleksel karmas¸ıklık ve zamansal karmas¸ıklık ölçütü olarak C (CMsOF , CCON) ve
T (TMsOF , TCON) adında iki yeni parametre tanımlanmıs¸tır ve geleneksel mimari
ile önerilen mimari arasındaki performans incelemesi bu iki parametere üzerinden
yürütülmüs¸tür. Belleksel karmas¸ıklık parametresi ile anahtar mimari yapısının
donanım maliyeti formülize edilirken; zamansal karmas¸ıklık parametresi ile akıs¸ın
yönlendirme gecikmesi matematiksel olarak ifade edilmis¸tir. Elde edilen performans
sonuçlarına göre, çok katmanlı (3 katmanlı) is¸ hattı yapısında kullanılan toplam bellek
miktarı ve donanımsal bag˘lantı maliyeti geleneksel anahtar mimarisine göre azalmıs¸tır.
Dig˘er bir deyis¸le, geleneksel mimaride yer alan belleksel karmas¸ıklık azaltılmıs¸tır.
Ayrıca, önerilen switch modelinin geneleneksel switch modelinden, özellikle kalabalık
ag˘larda, yedi kata kadar daha az yönlendirme gecikmesi ile akıs¸ yönlendirebildig˘i ve
daha iyi hizmet kalitesi (QoS) sag˘ladıg˘ı görülmüs¸tür. Böylece, geleneksel mimarinin
akıs¸ kalitesini köte yönde etkileyen zamansal karmas¸ıklıg˘ın önerilen mimaride
azaltıldıg˘ı gözlemlenmis¸tir. Bu çalıs¸madan elde edilen sonuçlara göre, tabloların
dizilis¸i çok katmanlı ag˘ mimarisine göre tasarlanarak, akıs¸ yönlendirmesi daha az
es¸les¸tirme ile gerçekles¸tirilmis¸tir. Böylece anahtar sisteminin belleksel ve zamansal
karmas¸ıklıg˘ı azaltılarak performans iyiles¸tirmesi sag˘lanmıs¸tır.
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1. INTRODUCTION
In this chapter, the purpose of work done in this thesis, literature review for similar
studies and also for the methodology used, and hypothesis given in the thesis are
introduced, respectively.
1.1 Purpose of Thesis
Recently, cellular mobile data traffic has tremendously increased [4]. This rapid
increase, arising from various mobile technologies, gives rise to stressed conventional
cellular networks. Software Defined Cellular Networking (SDcN) is one of the
novel approaches offered to alleviate these crowded cellular networks on physical
topology. Due to its central management fashion of dummy devices located in Data
Plane, provided scalability and flexibility properties on the topology makes it easier
to orchestrate cellular networks [5]. However, SDcN has some significant challenges
that cause spatial complexity indicating the memory usage and temporal complexity
illustrating flow forwarding delay because of OF switch architecture in Data Plane.
The purpose of this thesis is to design a novel OpenFlow switch model for SDcN
Data Plane that lowers spatial-temporal complexity of the current one, namely reduces
the memory usage and flow forwarding delay. The proposed switch model should
communicate with Control Plane using an extended OpenFlow protocol. At the same
time, working mechanism of OpenFlow protocol and dummy characteristic of physical
devices in Data Plane should be maintained.
1.2 Literature Review
Literature review on hardware cost and flow forwarding delay of OF switch architeure,
namely the spatial-temporal cost, is represented in this section. Moreover, NoC
paradigm and multi-stage switch architecture deployed in this work are also reviewed
in the literature.
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1.2.1 Spatial-temporal compexity of OpenFlow switch model
Spatial complexity in SDcN Data Plane is defined as memory usage (in bits), i.e.
cost of hardware. An OpenFlow (OF) switch needs to be dummy according to SDcN
fashion and is orchestrated by SDcN Controller to provide scalability and flexibility on
the topology. However, the working mechanism of conventional OF switches in Data
Plane brings about higher spatial complexity especially in urban areas [6]. As a dummy
device, an OF switch looks up an incoming flow in its flow table pipeline in order to
set actions of this flow. In this procedure, fields of the incoming flow is compared
with each row of each flow table in the pipeline, and eventually, an exact match must
be provided in order to route and forward the incoming flow [7] [8]. In other words,
each flow table in the pipeline perform a searching between incoming flow fields and
its entries. When a hit occurs in the search, the corresponding action of the flow is
set by a predifined action in the table. However, there may some redundant searching
that requires no action. Even for this situation, each table must provide a predefined
goto next entry in itself that means the result of the matching will not change the action
set of incoming flow. Therefore, this kind of actions that requires nothing to set in the
incoming flow actions waste some memory. This nature of conventional OF switches
cause a spatial complexity, i.e. redundant hardware cost.
Temporal complexity is defined as flow forwarding delay (in seconds), i.e. Quality
of Service (QoS) of flow. In urban areas, it is high for SDcN paradigm because of
two main reasons. One of them is the bottleneck arising from central management
strategy and this bottleneck brings extreme delay on QoS of flow, especially in urban
areas [9]. Furthermore, the temporal complexity is also caused by OF switch working
mechanism. This complexity is also high because of the fact that each flow has to
perform looking up with each flow table in the pipeline. Moreover, each flow actions
are executed on only one processor at the end of the pipeline. Therefore, the required
time to forward a flow has extra redundant delays on both looking up on many flow
tables and waiting on one processor’s queue. The architecture and working mechanism
of SDcN and OF switches becomes more complex in terms of temporal complexity as
the number of users in the topology rises.
There exists many studies in the recent literature to overcome spatial-temporal
complexity of Data Plane. The studies on spatial complexity try to decrease memory
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usage in the system in order to lower hardware cost. For example in [10], the authors
study on a novel switch design with different memory management policies. They
examine average message latency according to different switch design parameters such
as memory page size and cache block size. In [11], a new model for Deep Packet
Inspection is proposed to minimize on-chip memory space and increase performance
of network processors. In paper [12], spatial and temporal aspects on memory
parallel access efficiency are studied and costs of storage space is tried to minimize
with multi-core architecture. On the other hand, most of the researches in the
literature try to accelerate OF switches in Data Plane by providing less temporal
complex architectural models. In paper [13], a novel switch cache architecture for
cache-coherent NUMA multiprocessors is proposed by using cache memories in the
crossbar switch. Therefore, the authors assert that memory access latency and the
bottleneck challenges can be removed. In paper [14], proposed cache embedded switch
architecture results in a reduction in the inter-cache transfer time and the total execution
time in on-chip multiprocessor platform. [15] offers Hashing strategy, a commonly
used approach, for OF switches in order to quicken search on flow tables. In [8],
frequently used entries of flow tables moved into a rapid cache memory. Moreover, [8]
investigates performance measurements between proposed caching strategy, hashing
strategy and linear search on flow tables. With a flexible flow forwarding approach,
[16] offers an innovative structural design for OF switches and use Perfect Hashing
in order to provide an amendment on temporal performance. Furthermore, [17]
considers traffic types of each flow in the queue of an OF switches and assign channels
correspondingly. They also propose a novel switch architecture named Combined
Input Crosspoint Queued (CICQ) that provides a better flow performance in the
topology. In that study, the spatial complexity is also decreased, but not analytically
examined in detail.
In this thesis, existing studies in the literature are considered, but an extensive
performance comparision between them cannot be achieved because of the absence
of simulation data similar to the one in this work. Only the switch architecture
specified in OpenFlow Protocol Specification is considered and its performance results
is compared with the proposed model in terms of spatial complexity parameter and
temporal complexity parameter defined in this thesis.
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1.2.2 NoC model in literature
In this work, NoC paradigm is inspired for flow table pipeline architecture because
of its advantages over traditional single bus-based architectures. It is considered to
assign a micro-controller to each OpenFlow table in the pipeline for processing of a
flow. Whereby, a kind of NoC mechanism is adapted to flow table pipeline of proposed
switch architecture in order to take the advantages of this technology in hardware level
indicated as [18]. In such an architecture, there are multiple bus opportunities for
data to be sent and that characteristic provides performance enhancement in terms of
throughput and QoS stated in [19] and [20]. Such a switch architecture is also able to
reduce race condition between flows for physical resources, especially for processor
unit. Moreover, parallel processing of flows could be utilized with the help of such an
architecture. Thus, QoS achieved in the topology gets better as in the relation between
NoC technology and system throughput stated in [7]. A multi-pipeline architecture is
deployed in this work that consists of multiple pipelines running simultaneously by
adapting this technology to flow table pipeline.
1.2.3 Multi-stage switch model in literature
Multi-stage switch architecture is examined in order to reduce spatial-temporal
complexity of current OF switch architecture. In conventional crossbar architecture,
each line is connected to another one at their cross point. Such an architecture ends up
with a state explotion for large number of lines in the switch. However; multi-stage
architecture offers to gruop lines into k-stages where each stage has a crosspoint
architecture within and different stages are connected to each other with k connection
points. [21] states the advantages of multi-stage switch architecture over traditional
crossbar switch architecture. According to the author, a lower spatial complexity
is obtained by implementing a k-stage architecture compared to applying crossbar
interconnections.
Considering spatial and temporal superiority of multi-stage architecture, a special kind
of this paradigm including 3 stages is surveyed for proposed switch design. In this
model, there are 3 stages named as Stage-1, Stage-2 and Stage-3 in the architecture.
Each table has 2 inter-connections to the corresponding table of the following stage.
With usage of this architecture in the proposed switch design, spatial complexity is
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reduced with lower number of connections and a temporal improving is obtained for
flow forwarding with simultaneous processing in Stage-1 and Stage-3.
1.3 Hypothesis
Caching strategies, hashing on flow tables and search algorithms applied in the
aforementioned studies need some algorithmic decision mechanisms. For this reason,
these studies in the literature violate dummy characteristic of OF switches in Data
Plane. However; SDcN fashion requires dummy physical devices in order to manage
them all in one central controller and provide faster forwarding capability even in
urban areas. Therefore, any solution to be proposed for mentioned problems should
not violate the dummy characteristic of OF switches and provide an inventive switch
architecture to reduce spatial-temporal complexity of SDcN fashion.
In order to solve aforementioned challenges of SDcN technology, we propose a
Multi-stage OF (MsOF) switch model that does not violate the dummy characteristic
of switches in Data Plane and forwards a flow with less matching in flow table pipeline.
Due to multi-stage architecture, the cost of memory usage can be less than conventional
OF switch pipeline architecture that corresponds a lower spatial complexity. Moreover,
thanks to this novel architecture, there could be multi flow table pipeline which can
forward flows in parallel. Therefore, it enhances QoS of flow by decreasing flow
forwarding delay that is defined as temporal complexity in the architecture.
The proposed construction details of the novel MsOF switch model are given as
follows:
• The intelligence mechanism of OF switches in Data Plane is moved to virtual
representaters of them in Control Plane.
• Flow table ordering and locating in the pipeline are organized according to
multi-stage network model to forward a flow in at most three hops. Hence, a
3-stages architectural model is deployed for flow table pipeline in OF switch.
• A Batcher is employed to appropriately arrange incoming flows going through
3-stages flow table pipeline.
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• Forwarding of a flow between tables in the pipeline comes true according to
next table identi f ier that is added to existing flow table fields. Thus, movement
of a flow in the pipeline is determined by a field in protocol headers and dummy
property of OF switch is maintained.
• Instead of using one processor at the end of pipeline, a microprocessor is deployed
for each flow table in multi-stage switch pipeline. These microprocessors have a
service rate of performing an action per unit time.
• The pipeline architecture in conventional OF switch is altered by multi-pipelines
that can be work in parallel and serve flows at the same time.
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2. CONVENTIONAL NETWORK ARCHITECTURE
Sample network architecture for SDcN technology is given in Figure 2.1. There
are two main components in SDcN fashion named as Control Plane and Data
Plane. Communication and control signals between these planes occurs according to
OpenFlow Protocol which is standardized in SDcN paradigm. Details of these planes
are examined with following sections.
Figure 2.1: Sample SDcN Topology.
2.1 Control Plane
Control Plane of the topology consists of a Virtual Layer containing the virtual
reflection of Data Plane and a Controller. There is a corresponding virtual switch
in Control Plane for each of OF switches in Data Plane. These virtual switches in
Virtual Plane are created while the topology is established for the first time and the
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Virtual Plane is configured each time an update in Data Plane occurs. The controller is
responsible for orchestrating of virtual switches. All managerial actions are appeared
in control plane between controller and virtual switches. These decisions are conveyed
to each OF switch in Data Plane by corresponding virtual switch in Control Plane using
OpenFlow Protocol. With such a cellular network deployment, control and forwarding
functions are decoupled using two separate planes by virtue of SDcN fashion.
2.2 Data Plane
There are pyhsical OF switches located in Data Plane of an SDcN topology. These
switches are lack of the ability of decision making. These devices are dummy with
only forwarding capabilities. Flow tables are located in an OF switch that process
forwarding operation of an incoming flow. OpenFlow Protocol sets the standarts for
forwarding operations. Inner architecture and components of an OF switch in Data
Plane are detailly explained in Chapter 4.
2.3 OpenFlow Protocol
OF protocol is the standard communication interface defined between control and
forwarding layers of SDcN architecture. The Controller communicates to OF switches
using a secure channel (see Figure 2.2). OF switches contain flow tables which are
used for forwarding and packet header look-ups. OF protocol makes switches able
to update their flow table entries in order to take corresponding actions according to
incoming flow and matching entries. The control channel is responsible for updating
these flow tables. In addition, dummy switches forward a flow according to their flow
tables, those are installed by the Controller [1].
Figure 2.2: Idealized OF Switch [1].
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The flow table contains some flow entries. Those are counters and a set of actions to
be applied for matching packets. These packets are processed by the OF switch using
the flow tables, as depicted in Fig.2.3. If a matching entry is found, the corresponding
action on the packet will be set and performed at the end of the pipeline. If it does not
match, the packet will be forwarded to the controller to determine how to handle it.
Figure 2.3: Steps of a Packet Flow [2]
There can be many flow tables in an OF switch. Therefore, packets are matched against
multiple tables in the pipeline. Figure 2.2 illustrates a pipeline processing for a packet
residing in the OF switch. Tables in the pipeline can update packet header fields and
add the corresponding set of actions that will be performed before the packet is sent
to output ports. This set can be empty. A flow table consists of three main fields as
shown in Figure 2.4. Match fields contain packet headers and ingress ports. Counters
are used to update matching packets, and instructions allow the system to modify the
action set that will be applied to an incoming packet.
In SDcN, the default flow management is handled as follows [22]: All incoming flows
received by the OF switches. The switches check destination address of each flows
and if the destination address could not be matched with any flow table entries in
the switch, it is defined as newcomer flow and forwarded to the to Controller [23].
Here, the controller is responsible for updating the flow table entry and assign a
forwarding rule for this newcomer flow. Consequently, with the result of virtualization
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Figure 2.4: Main Fields of a Flow Entry in a Flow Table [3]
algorithms, the Controller decides about the new forwarding entry and updates the flow
tables in switches by considering fair flow distribution. These forwarding messages
are disseminated using the OpenFlow Protocol to the entire network. However, this
centralized decision characteristic causes both a flow load bottleneck and latency on
overall flow traffic, bringing a communication overhead on quality of flows [24], [25].
In order to remove this negative effect, there exist some solutions. For example, in
order to overcome the communication overhead between the data and control plane,
[26] proposes three extensions to OpenFlow Protocol headers and flow table fields.
They claim that these approaches will accelerate the production in networks. [27]
enhances the flexibility and configuration of system to save more energy by deploying
the OpenFlow Protocol extension to their cloud architecture. In this thesis, a similar
extension is provided to OpenFlow Protocol headers for proposed flow table pipeline
model in MsOF switch architecture.
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3. PROPOSED SYSTEM MODEL
Wireless network topology architecture considered in this work is given with Figure
3.1. Control Plane, Data Plane and OpenFlow protocol of this SDcN topology is
explained in following sections.
Figure 3.1: MsOF Network Architecture.
3.1 Control Plane
As usual, Control Plane of the SDcN topology studied in this work includes two
main components named as Controller and Virtualization Layer. Controller as the
mastermind of the system is responsible for monitoring virtual switches, named as
Avatars in this thesis, in Virtualization Layer. Virtualization Layer includes virtual
representatives of pyhsical devices in Data Plane and responsible for transmission of
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appropriate signals coordinated by the Controller. This plane in the architecture is
not specialized with an extra work and considered as described in Section 2.1. Main
contribution given in this work is focused on Data Plane.
3.2 Data Plane
For Data Plane of studied SDcN topology in this work, a novel MsOF switch is
offered. A detailed inner architecture of this switch including input/output ports and
software/hardware components is given with Figure 3.2. Components of software and
hardware parts of the switch are explained with following subsections.
Figure 3.2: Proposed MsOF Switch Architecture.
3.2.1 Software components of multi-stage OpenFlow switch
A batcher exists in the model as a software component. This part is responsible
for arrengement of incoming flows with two sub-parts named OF Interface API and
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Forwarding Engine. Incoming flows are transmitted to flow table pipeline by this part
in order to be processed.
3.2.1.1 Batcher
OpenFlow interface API:
This unit communicates with the Avatar of OF switch in the Control Plane. By
configuring OpenFlow Protocol using OF Interface API, extracted data can be
taken and sent to Forwarding Engine sub-module of Batcher. The opposite way
communication is also supported when any fault occurs or there is a newcomer flow to
the switch.
Forwarding engine:
It is responsible for implementing configurations on hardware (multi-stage) side of a
switch and also responsible for switching between OF switch modes that are sent from
the corresponding Avatar. According to control commands taken from Avatar, the
flows taken from input ports are suitably ordered and forwarded to multi-stage flow
table pipeline by Forwarding Engine sub-module.
3.2.2 Hardware components of multi-stage OpenFlow switch
3.2.2.1 Input output ports
The flows reach to the batcher coming through N number of input ports with a total
inter-arrival rate of ∑λ j(t) where j is the index of corresponding OF switch and
λ j(t) is the inter-arrival rate of a single OF switch. After the flows are organized
by Physical Layer Processor and then arrenged by Data Link Layer Processor, they
enter input queues to wait for the completion of previous flow processing inside the
OF switch.
After the forwarding procedure and required actions are applied to flows, they are sent
to network via N number of output ports. In output ports, firstly, the flows are organized
by Data Link Layer Processor. Subsequently, by Physical Layer Processor, the flows
enter in output queues. After these procedures are completed, they are ready to transfer
to network link.
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3.2.2.2 Multi-stage switch model
The proposed OF switch flow table pipeline includes three stages as seen in fig.
4.2. In each stage, there are flow tables which are located and filled according to
corresponding Avatar’s control commands. Each flow table has a processor with a
predefined service rate of µMsOF . These processors can execute one action per unit
time.
According to OpenFlow Protocol Specification 1.4, each flow requires at least 2 actions
to be forwarded [5]. Due to the fact that there can be another actions to be applied for
a flow, the design of OF switch is reorganized considering 3 hops in 3 stages. If the
number of actions for a flow exceeds 3, the remaining actions are executed in Stage3
in the processors. Therefore, the queue length of processors at Stage3 is assumed as
infinite. There are Nn flow table in Stage1 and Stage3. Each table size is n.k. However,
Stage2 differs from other stages. It has k flow tables with size of (Nn )
2.
The flow, forwarded from input ports to multi-stage flow table pipeline by the Batcher,
looks up all headers to consider an exact match in flow table entries. After, the
corresponding action is read from the matched row, it is executed by processor and
forwarded to next table considering the next table identi f ier as explained in Section
3.3. Therefore, a flow can be forwarded by searching at most three flow tables.
3.3 OpenFlow Protocol
Figure 3.3: Fields of a Flow Table in Proposed Architecture.
The extended OF Protocol headers and a flow table row is reorganized as shown in
Figure 3.3. The next table identi f ier field is added on conventional OF switch flow
table fields. This field requires a length of log2(k) bits in Stage1, log2(
N
n ) bits in
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Stage2 and is empty in Stage3 due to being last stage. Therefore, the length of this
field is defined as log2(
N
n ) because of being biggest value.
According to this field, a flow can be forwarded to the suitable table in next stage
which is predetermined by the corresponding Avatar in Control Plane. Therefore, this
intelligent forwarding strategy of proposed scheme ensures the dummy property of OF
switch and keeps the delay for passing between flow tables at acceptable levels.
Employing multi-stage flow table pipeline architecture is more advantageous compared
to the one with crossbar connections considering memory usage that corresponds to the
spatial complexity of the system. If the crossbar approach is used on location design
of flow table, there would be much more next table that must be identified. This will
increase the size of next table identi f ier field in terms of bits. Due to prevent the
memory demand of extra added fields, the multi-stage design is used in the proposed
OF switch forwarding engine.
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4. SPATIAL-TEMPORAL ANALYSIS
In this chapter, spatial complexity parameter and temporal complexity parameter
are presented in order to be used in performance evaluation. In order to
compare MsOF switch and conventional OF switch theoretically, queuing theory is
studied. At this point, spatial complexity paremeter considering memory usage and
temporal complexity parameter considering the flow forwarding delay of each switch
architectures are obtained. Each of the systems is considered as multi M/M/1 model
which are solved according to Jackson’s theorem [28].
4.1 Conventional OpenFlow Switch
Queuing model of the conventional OF switch flow table pipeline can be shown in
Figure 4.1. To forward a flow, OF switch pipeline must progress through the following
steps:
• Each header field of a flow must exactly match with all fields in a row of a flow
table. The number of bits that must be matched in a flow table, is defined as bCON
and the delay for exact matching in a row is defined as tr.
• It is necessary for a flow to pass each flow table due to protect pipeline rule specified
in the protocol.
• Each time that a flow is matched in a flow table, the action set which is initially
empty, is filled one by one according to matched header action subfields. If the
action is ”goto next”, the flow is sent to next table without any change on its header
fields or action set.
• All actions in the action set of a flow are executed in the Action Execution Server
located at the end of pipeline. The service rate of the server is defined as µCON2 as
seen in Equation 4.3.
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Figure 4.1: Conventional OF Switch Model.
Analysis of spatial complexity and temporal complexity of conventional OF switch
table pipeline model will be demonstrated in following subsections.
4.1.1 Spatial complexity analysis
Due to each flow must pass through each flow table in the pipeline (according to
dummy property of OF switch), conventional OF switch pipeline leads a repetition
on the same matching fields in many flow tables. Therefore, the cost (memory usage)
of conventional OF switch increases that corresponds a high spatial complexity.
Consider a flow table pipeline in a conventional OF switch with totally N2 number of
rows and also consider that each individual table in this pipeline has n · k number of
rows. There will be N
2
n·k flow table in the switch where N is the number of input ports
and n · k is the flow table size. In other words, it has N2n·k number of M/M/1 systems
which are ordered in OF switch pipeline architecture. It is also assumed that the total
number of bits in a row is shown with bCON . At the end of these definitions, the total
hardware cost of conventional OF switch that corresponds to the spatial complexity
parameter can be calculated as:
CCON = N2 ·bCON ∀N ∈ 1,2, ... (4.1)
4.1.2 Temporal complexity analysis
Again, due to each flow must pass through each flow table in the pipeline for presenting
dummy condition, the number of hops per flow is exceeded in conventional OF switch
pipeline in urban areas. Therefore, the flow forwarding delay becomes high and
negatively affects the QoS of a flow.
As seen in Figure 4.1 and indicated in Section 4.1.1, there exists N
2
n·k number of
M/M/1 systems and a server with service rate of µCON2 at the end of the pipeline
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in conventional OF switch. Looking up procedure of each flow table is modeled as a
server. The server rate for a flow table is calculated as:
µCON1 =
1
n · k · tr (4.2)
where n · k is the memory size of a flow table and tr is the time required for exact
matching in a row.
The server at the end of the pipeline that executes the actions of corresponding flow,
completes its job in approximately tCON2 seconds. Therefore, the service rate of this
server can be shown as:
µCON2 =
1
tCON2
(4.3)
On the other hand; according to Little’s Law [28], the number of flows in the system is
defined as:
N′j(t) = λ
′
j(t) ·T ′j (t) (4.4)
where j shows the index of the OF switch, N′j(t) is the total number of flows, λ ′j(t) is
the total arrival rate of flows and T ′j (t) is the flow forwarding delay in jth OF switch
at time t. In order to obtain the flow forwarding delay TCON(t) (which is represented
T ′j (t) in this subsection), firstly the total number of flows N′j(t) in the system should be
found.
N j(t), the number of flows in one M/M/1 queuing system, is calculated as in following
formula [28]:
N j(t) =
ρ j(t)
1−ρ j(t) ∀ρ j(t)< 1 (4.5)
where ρ j(t) is the utilization of one M/M/1 system in terms of λ j(t), µCON1, µCON2
and µMsOF .
We investigate total number of flows in a OF switch considering the number of flows in
a flow table and the number of flows in the Action Execution Server within following
parts:
1. PART I: The total number of flows at flow tables of an M/M/1 system can be
calculated as follows:
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N1stj (t) =
λ j(t) ·n · k · tr
1−λ j(t) ·n · k · tr (4.6)
where the λ j(t) = λ
′
j(t) f low/sec.
2. PART II: The number of flows at the action execution server of an M/M/1 system
can be calculated as follows:
N2ndj (t) =
λ j(t) · tCON2
1−λ j(t) · tCON2 (4.7)
where the λ j(t) = λ
′
j(t) f low/sec.
By using the equations 4.6 and 4.7, the total number of flows in whole OF switch
system is found as:
N′j(t) =
N2
n · k ·N
1st
j (t)+N
2nd
j (t) (4.8)
N′j(t) = λ
′
j(t)[
N2.tr
1−λ ′j(t).n.k.tr
+
tCON2
1−λ ′j(t).tCON2
] (4.9)
As a result, according to Equation 4.4, the flow forwarding delay TCON(t) is obtain as
follows:
TCON(t) = T ′j (t) =
N2.tr
1−λ ′j(t).n.k.tr
+
tCON2
1−λ ′j(t).tCON2
(4.10)
4.2 Multi-Stage OpenFlow Switch
Flow table pipeline architecture with queuing model of proposed MsOF switch design
is shown in Figure 4.2. Analysis of spatial complexity and temporal complexity of this
model will be illustrated in following subsections.
4.2.1 Spatial complexity analysis
As seen in Figure 4.2, there exists 3 stages in MsOF switch architecture. In the first
stage, there are Nn number of flow tables, each has n · k number of rows where N is the
number of input ports and n · k is the flow table size. In the second stage, there are k
number of flow tables, each has (Nn )
2 number of rows. The last stage is the same as the
first stage in terms of flow table memory size. Moreover, each row’s length is bMsOF
bits. The difference between bMsOF and bCON equals to log2(N/n) bits because of the
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Figure 4.2: MsOF Switch Model.
added next table identi f ier field into flow table fields as explained in Section 3.3. At
the light of these definitions, the total cost of proposed MsOF switch is calculated as
in following equations:
CMsOF = bMsOF · [2 · Nn · (n · k) ·+k · (
N
n
)2] (4.11)
CMsOF = bMsOF ·N · k · (2+ Nn2 ) (4.12)
This equation is similar with the one in conventional OF swtich except including
3-stages. All of these stages are computed individually and combined at the end.
4.2.2 Temporal complexity analysis
To obtain TMsOF(t) which is represented here as T ′j (t), the same procedure of TCON(t)
extraction will be applied. However, each stage in MsOF Switch model is examined
separately as different M/M/1 systems. The incoming flow rates for each M/M/1
system are represented with λ [x][y]j (t) where x indicates the index of port numbers and
y shows the index of stages. The number of flows in an M/M/1 system is shown with
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N[x][y]j (t) where x and y are aferomentioned indexes. The probabilities of passing from
an M/M/1 system of Stage1, to another M/M/1 system of Stage2 and similarly, from
Stage2 to Stage3 are predefined as p1to2 = 1k and p2to3 =
n
N , respectively.
Moreover, each M/M/1 system service rate is shown as µMsOF and calculated as:
µMsOF =

1
tMsOF+(n·k)·tr , for Stage1 and Stage3
1
tMsOF+(Nn )
2·tr , for Stage2
(4.13)
where tMsOF is the delay of a processor in each M/M/1 system. The other parts are
coming from exact matching delay in flow tables considering 3 different stages.
To obtain T ′j (t), firstly N′j(t) should be found. It will be obtained from 3 different
stages separately using the following equation:
N′j(t) =
N/n
∑
x=1
N[x][1]j (t)+
k
∑
x=1
N[x][2]j (t)+
N/n
∑
x=1
N[x][3]j (t) (4.14)
For Stage1, by using Equation 4.13:
N[x][1]j (t) =
λ [x][1]j (t) · (tMsOF +(n.k).tr)
1−λ [x][1]j (t) · (tMsOF +(n.k).tr)
(4.15)
For Stage2, the arrival rate per M/M/1 system is:
λ [x][2]j (t) =
N/n
∑
i=1
(λ [i][1]j (t) · p1to2) (4.16)
The transition probability from first to second stage p1to2 is taken as 1k and Equation
4.16 becomes:
λ [x][2]j (t) =
1
k
·
N/n
∑
i=1
λ [i][1]j (t) (4.17)
By using Equation 4.17 and Equation 4.13,
N[x][2]j (t) =
(tMsOF+(Nn )
2·tr).∑N/ni=1 λ
[i][1]
j (t)
k
1− (tMsOF+(
N
n )
2·tr).∑N/ni=1 λ
[i][1]
j (t)
k
(4.18)
For Stage3, the arrival rate per M/M/1 system is:
λ [x][3]j (t) =
k
∑
i=1
(λ [i][2]j (t) · p2to3) (4.19)
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The transition probability from second to third stage p2to3, is taken as nN :
λ [x][3]j (t) =
n
N
·
k
∑
i=1
λ [i][2]j (t) (4.20)
By using Equation 4.20,
N[x][3]j (t) =
(tMsOF+(n.k).tr).n.∑ki=1 λ
[i][2]
j (t)
N
1− (tMsOF+(n.k).tr).n.∑
k
i=1 λ
[i][2]
j (t)
N
(4.21)
However, to obtain total number of flows in a MsOF switch, Equation 4.14 should be
simplified. Therefore, λ [i][1]j (t) is set to n for all ts. According to this, λ
[i][2]
j (t) equals
to 1k .
N
n .n, and also equals to
N
k ; and λ
[i][3]
j (t) equals to
n
N .k.
N
k that becomes n for all
ts. Therefore, the total number of flows in OF switch is calculated by using equations
4.15, 4.18 and 4.21 implementations to 4.14:
N′j(t) = 2.
N
n
.(
n · (tMsOF +(n.k).tr)
1−n · (tMsOF +(n.k).tr))
+k.(
(tMsOF +(Nn )
2 · tr).Nk
1− (tMsOF +(Nn )2 · tr).Nk
(4.22)
According to Equation 4.4 and replacing λ ′j(t) with ∑
N
n
i=1λ
[i][1]
j (t) which equals to
N
n .n
and also equals to N, the flow forwarding delay TMsOF(t) is obtain as follows:
TMsOF(t) = T ′j (t) =
2.(tMsOF +n.k.tr)
1−n.(tMsOF +n.k.tr)
+
(tMsOF +(Nn )
2.tr)
1− (tMsOF +(Nn )2.tr).Nk
(4.23)
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5. PERFORMANCE EVALUATION
In this section, proposed MsOF model and conventional OF switch model are
compared according to spatial complexity parameter and temporal complexity
parameter. The simulation environment is prepared with C++. There is a grid topology
including one cell of 500x500 square meters. The simulation is repetaed for two
cases: an MsOF switch located in the center of topology, and a conventional OF
switch located in the center. For spatial complexity investigation, different flow table
sizes (n · k) and different number of input ports are considered for both of two cases.
Similarly, for temporal complexity investigation, different arrival rates (λ ′j(t)) of flows
are investigated. As a result, memory usage and flow forwarding delays are illustrated
with some visual metarials for both MsOF switch and conventional OF switch in
following sections.
5.1 Spatial Complexity
In Figure 5.1, results for MsOF switch hardware cost and conventional OF switch
hardware cost (CMsOF and CCON), when individual table size(n · k) equals to 50, are
observed according to decreasing number of input ports in the switches (N). In this
figure, y-axis represents the memory usage in flow table pipeline of MsOF switch and
conventional OF switch in Kbits. Similarly, x-axis represents five different topology
scenarios with different number of input ports as 200, 160, 80, 40, and 20 for both
MsOF and conventioanl OF switch cases. The values show different switch sizes with
different number of input ports. Switch sizes are consdiered as the topology density
that means if there is an urban area, then number of input ports is high. As seen in
the figure, proposed MsOF switch has less spatial complexity than conventional one
for large N values such as 40, 80, 160 and 200. Moreover, the memory usage gap
between MsOF and conventional OF is opened as N increases that corresponds denser
topologies with switches of large capacities. However, while N = 20, CCON becomes
less than CMsOF because of individual table size used in both of the systems (n · k) as
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50. In this case, the topology corresponds to a rural area and a small conventional
OF switch handles the incoming flows. However, our proposed MsOF architecture has
multiple stages, 3-stages in this thesis, and has more flow tables than required for this
rural topology. Thus, inner fragmentation of proposed MsOF architecture is more than
the conventional one in this scenario and this leads to a redundant hardware cost.
Figure 5.1: Comparison of CCON and CMsOF When each Table Size n · k Equals to 50.
Inner fragmentation of flow tables in the pipeline can be reduced by using smaller
individual flow table sizes (n · k). The scenarios with N equals to 40 and 20 in Figure
5.1 are investigated under 4 different schemes with 4 different individual flow table
sizes (n · k) as 50, 40, 30 and 20. Thereby, the effect of individual flow table size
on inner fragmentation and also on spatial complexity is investigated. According to
the simulation results, it can be asserted that when the table size becomes smaller,
MsOF provides better spatial complexity even for small number of input ports, N, in
OF switch. For example consider Figure 5.2, changing (n · k) values in x-axis (which
represents individual flow table sizes) from 50 to 20 decreased by 10, MsOF switch
results in less cost of memory usage compared to conventional OF switch for different
values of input ports number as 20 and 40. Moreover, as seen in the same figure, the
gap between memory cost increases, showing that MsOF switch has much less spatial
complexity than conventional OF switch, for the case of changing N from 40 to 20.
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Figure 5.2: Comparison ofCCON andCMsOF According to Different Table Sizes(n ·k).
According to temporal complexity parameter used in this work, it can be asserted that
MsOF switch provides less spatial complexity compared with conventional OF switch
by using appropriate values of individual flow table sizes (n · k) in the switch.
5.2 Temporal Complexity
The flow forwarding delay comparison between proposed MsOF switch and
conventional OF switch is shown in Figure 5.3 according to total flow arrival rate
(λ ′j(t)). There are 3 different scenarios considered in this simulation with 3 different
number of input ports as 80, 40 and 20. These scenarios are indicated using 3
different legends in the graph and all of three scenarios are applied for both cases
with MsOF switch and conventional OF switch in the topology. The same set of
different total arrival rates are provided for the switch in the topology for all scenarios
in the simulation. The arrival rate is also defined as network load in this work.
X-axis is used to represent the normalized values of total traffic load by a percantage
and called as network load. Y-axis of the graph repsents flow forwarding values
in milliseconds under different traffic loads. At the light of these definitions, flow
forwarding delay rises on both type of switches during the network load increases, as
usual. However, MsOF switch always provides less delay than conventional OF switch
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Figure 5.3: Comparison of TCON and TMsOF as the Percentage of Total Flow Arrival
Rate(λ ′j(t)) Increases.
for various input port numbers in the switches (N) as 20, 40 and 80. For example,
MsOF forwarding delay is approximately 7 times less than the conventional one for
the scenario that N equals 20 and network load is %60. Considering the proposed
temporal complexity parameter in this work, it can be asserted that MsOF switch
has less temporal complexity, i.e. flow forwarding delay than the conventional one
according to simulation results.
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6. CONCLUSIONS AND RECOMMENDATIONS
In this thesis, a novel Multi-stage OpenFlow (MsOF) switch model is proposed in
order to eliminate negative effects of SDcN fashion in Data Plane according to spatial
complexity and temporal complexity of convetional switch architecture, i.e. hardware
cost and flow forwarding delay, respectively. A novel multi-stage architectural model
is considered for flow table pipeline within the OF switch. A specific form of 3-stages
is used for flow table interconnections. Moreover, advantages of NoC paradigm is
inspired and adapted to proposed OF switch architecture by assigning an individual
microprocessor for each flow table in the pipeline. Thus, parallel processing for
incoming flows in flow table pipeline is achieved. With proposed MsOF switch
model, flows can be forwarded with less memory usage and also less forwarding delay
according to spatial-temporal complexity analysis. Moreover, dummy characteristic of
OF switch paradigm is maintained with some little alteration in OF protocol headers.
A new field named next table identi f ier is defined and suffixed to the existing header
fields in order to indicate the next table in the pipeline.
According to performance analysis, redundant memory usage (redundant hardware
cost of OF switch) is decreased and QoS of a flow is enhanced with the novel
MsOF design. By using Queuing Theory, spatial and temporal complexity parameters
for MsOF switch (CMsOF and TMsOF ) are defined, examined and compared with
conventional ones (CCON and TCON), respectively. Considering the performance
results, MsOF has much less spatial and temporal complexity than conventional OF
switch model, especially in dense areas. Using smaller individual table sizes (total of
n · k) in MsOF flow table pipeline, proposed architectural model provides less cost
for memory usage to compare with conventional OF switch. Moreover, MsOF is
able to forward flows with less delay compared to the one in conventional OF switch
under urban areas. It is demonstrated in this thesis that the proposed multi-stage
OF switch model has less spatio-temporal complexity compared to conventional OF
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switch architecture considering spatial complexity parameter and temporal complexity
parameter defined in this work.
As a future work, performance of proposed model will be investigated under different
traffic loads in real network topologies with physical hardware components. This
research can provide a basis for future works about SDcN paradigm, especially for
works on Data Plane.
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